Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
Meet the SERDES challenge: Design a high-speed serial backplane
(Friday, October 7, 2011)
Designing a high-definition FPGA-based graphics controller
(Thursday, October 6, 2011)
Reducing Turnaround Time with Hierarchical Timing Analysis
(Wednesday, October 5, 2011)
Debunking the myth of the $100M ASIC
(Tuesday, October 4, 2011)
Validating your GNU platform toolchain: tips and techniques
(Monday, October 3, 2011)
Static Formal Verification for System Level Verification
(Monday, October 3, 2011)
NAND Flash memory in embedded systems
(Thursday, September 29, 2011)
Understanding Android's strengths and weaknesses
(Thursday, September 29, 2011)
A practical approach to IP quality inspection
(Tuesday, September 27, 2011)
Metrix Driven Hardware Software System Level Verification
(Monday, September 26, 2011)
Partial reconfiguration in FPGA rapid prototyping tools
(Thursday, September 22, 2011)
SerDes in High-Reliability, Long Reach Systems
(Monday, September 19, 2011)
3D-IC Design: The Challenges of 2.5D versus 3D
(Monday, September 19, 2011)
Managing IP quality in the SoC era requires a purpose-built DM approach
(Monday, September 19, 2011)
xLuna: a Real-Time, Dependable Kernel for Embedded Systems
(Thursday, September 15, 2011)
Rethink your project planning with a virtual platform
(Wednesday, September 14, 2011)
5 Wirebond Power Bus Watch Out!
(Monday, September 12, 2011)
Performance Measurements of Synchronization Mechanisms on 16PE NOC Based Multi-Core with Dedicated Synchronization and Data NOC
(Thursday, September 8, 2011)
FPGA-based Ethernet switches for real-time applications
(Thursday, September 8, 2011)
USB3.0 application building using low performance 8-bit microcontroller
(Tuesday, September 6, 2011)
Using Multi-Gigabit Transceivers to Test and Debug FPGA
(Tuesday, September 6, 2011)
Transitioning to multicore processing
(Thursday, September 1, 2011)
Many-Core: Finding the Best Multi-Processing Tile
(Tuesday, August 30, 2011)
Cryptography in software or hardware: It depends on the need
(Monday, August 29, 2011)
Breaking the Language Barriers: Using Coverage Driven Verification to Improve the Quality of IP
(Monday, August 29, 2011)
Transaction Analysis and Debug across Language Boundaries and between Abstraction Levels
(Thursday, August 25, 2011)
Hot Chips: the puzzle of many cores
(Thursday, August 25, 2011)
Ultra Low Jitter Wide Band LC PLL
(Monday, August 22, 2011)
Developing processor-compatible C-code for FPGA hardware acceleration
(Monday, August 22, 2011)
Cache-Coherence Verification
(Monday, August 22, 2011)
Distributed Video Coding (DVC): Challenges in Implementation and Practical Usage
(Monday, August 15, 2011)
Software forensics for embedded systems developers
(Monday, August 15, 2011)
How do I reset my FPGA?
(Thursday, August 11, 2011)
Get control of ARM system cache coherency with ACE verification
(Thursday, August 11, 2011)
The Importance of True Randomness in Cryptography
(Wednesday, August 10, 2011)
Minimize leakage power in embedded SoC designs with Multi-Vt cells
(Monday, August 8, 2011)
Latches and timing closure: a mixed bag
(Thursday, August 4, 2011)
Performance Evaluation of Inter-Processor Communication Mechanisms on the Multi-Core Processors using a Reconfigurable Device
(Thursday, August 4, 2011)
An Efficient ASIP Design Methodology
(Thursday, August 4, 2011)
Making your application code multicore ready
(Monday, August 1, 2011)
Interconnect Solutions for 40G/100G Systems
(Monday, August 1, 2011)
Designing with core-based high-density FPGAs
(Monday, August 1, 2011)
Design guidelines for embedded real time face detection application
(Monday, August 1, 2011)
Selecting clock skews at advanced nodes
(Thursday, July 28, 2011)
A UML Representation of a Passive Standby Power Management Architecture for Set-Top Boxes
(Monday, July 25, 2011)
Guide to VHDL for embedded software developers: Part 3 - ALU logic & FSMs
(Monday, July 25, 2011)
Guide to VHDL for embedded software developers: Part 2 - More essential commands
(Thursday, July 21, 2011)
A guide to VHDL for embedded software developers: Part 1 - Essential commands
(Thursday, July 21, 2011)
The next transistor: planar, fins, and SoI at 22nm
(Thursday, July 21, 2011)
Using drowsy cores to lower power in multicore SoCs
(Monday, July 18, 2011)
|
Previous
|
38
|
39
|
40
|
...
|
Next
|
Previous
