Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
Preserving The Intent Of Timing Constraints
(Monday, May 19, 2008)
Massively parallel processing arrays (MPPAs) for embedded HD video and imaging (Part 1)
(Monday, May 19, 2008)
Rapid Creation of Application Models from Bandwidth Aware Core Graphs
(Monday, May 19, 2008)
Only secure hardware can safeguard standards
(Thursday, May 15, 2008)
Characterizing Nanometer CMOS PLLs, Sigma-Delta ADCs and AGCs
(Thursday, May 15, 2008)
Configurable SoC Platform for Bluetooth Applications
(Thursday, May 15, 2008)
Insuring silicon Intellectual Property interoperability with OCP consensus profiles
(Tuesday, May 13, 2008)
20th Anniversary article: Full simulations with partial hardware
(Monday, May 12, 2008)
Case Study: Annotating OVL 2.0 with SVA Assertions
(Monday, May 12, 2008)
H.264 encoder design using Application Engine Synthesis
(Friday, May 9, 2008)
DSP or FPGA? How to choose the right device
(Thursday, May 8, 2008)
Designing Around an Encrypted Netlist: Is The Pain Worth the Gain?
(Wednesday, May 7, 2008)
Asynchronous DSPs: Low power, high performance
(Monday, May 5, 2008)
An architecture for designing reusable embedded systems software, Part 2
(Monday, May 5, 2008)
An Efficient Software-Hardware Partitioning for Transport Demultiplexer
(Monday, May 5, 2008)
How to raise the RTL abstraction level and design conciseness with SystemVerilog - Part 1
(Thursday, May 1, 2008)
The Relevance of System Design
(Thursday, May 1, 2008)
An architecture for designing reusable embedded systems software, Part 1
(Thursday, May 1, 2008)
IP Core of On-line ICA Algorithm
(Thursday, May 1, 2008)
Serial ATA and the evolution in data storage technology
(Tuesday, April 29, 2008)
System Packet Interface (SPI) 4.2 IP Core
(Monday, April 28, 2008)
What floorplan information is needed for synthesis
(Thursday, April 24, 2008)
Overcome power, size and cost when developing optimized '4G' chipsets for handhelds
(Thursday, April 24, 2008)
C-based coprocessor design, part 2: Datapath customization
(Thursday, April 24, 2008)
Development and use of an Instruction Set Simulator of 68000-compatible processor core
(Thursday, April 24, 2008)
FPGA-based flexible Ethernet switch reduces development time
(Monday, April 21, 2008)
SystemC Mixed-HDL IP Reuse Methodology
(Monday, April 21, 2008)
A Power Integrity Wall follows the Power Wall!
(Monday, April 21, 2008)
C-based coprocessor design, part 1: SIMD architecture
(Thursday, April 17, 2008)
FPGA based Complex System Designs: Methodology and Techniques
(Thursday, April 17, 2008)
Software-defined silicon: Why can't hardware be more like software?
(Tuesday, April 15, 2008)
DDR3 memory - How to Win with Low Power and Reduced Thermal Solutions
(Monday, April 14, 2008)
Verification of IP Core Based SoC's
(Monday, April 14, 2008)
Interfacing High Performance 32-bit Cores To MCU-based Memory Architectures
(Friday, April 11, 2008)
Mobile video: ARM vs. DSP vs. hardware
(Friday, April 11, 2008)
Reducing Power in Embedded Systems by Adding Hardware Accelerators
(Thursday, April 10, 2008)
Virtual prototyping boosts model-driven Design for Six Sigma methodology: Part 1 of 3 - The challenges and tools
(Thursday, April 10, 2008)
Preservation of Circuit Structure and Timing during Fault Emulation in FPGA
(Thursday, April 10, 2008)
Designing a mobile handset? I2C bus protocol offers cost savings
(Monday, April 7, 2008)
Viewpoint: Verification flow should be front and center
(Monday, April 7, 2008)
Accurate System Level Power Estimation through Fast Gate-Level Power Characterization
(Monday, April 7, 2008)
How to implement a high-definition video design framework for FPGAs
(Monday, April 7, 2008)
Consolidating the MCU market around the ARM architecture
(Wednesday, April 2, 2008)
Verification IP Reuse For Complex Networking Asics
(Wednesday, April 2, 2008)
Open Verification Methodology: Why Now?
(Wednesday, April 2, 2008)
Reconfigurable radios, part 1: SDR architectures
(Monday, March 31, 2008)
Virtual Prototyping Environment for Multi-core SoC Hardware and Software Development
(Monday, March 31, 2008)
A Different Path to IP Success: A Decade-Plus Delivering Cores the CAST Way
(Thursday, March 27, 2008)
High-level parallel programming model simplifies multicore design
(Thursday, March 27, 2008)
Strategies for minimizing Xilinx implementation tool runtimes
(Monday, March 24, 2008)
|
Previous
|
54
|
55
|
56
|
...
|
Next
|
Previous
