Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC
(Monday, February 8, 2021)
USB 3.2: A USB Type-C Challenge for SoC Designers
(Tuesday, February 2, 2021)
Multi-Layer Deep Data Performance Monitoring and Optimization
(Tuesday, February 2, 2021)
It's Time to Look at FD-SOI (Again)
(Tuesday, February 2, 2021)
PUF is a Hardware Solution for the Sunburst Hack
(Tuesday, January 26, 2021)
Verifying Dynamic Clock switching in Power-Critical SoCs
(Monday, January 18, 2021)
Let's make RISC-V connected systems synonymous with security
(Thursday, January 14, 2021)
Quantum Tunneling Mechanism in NeoFuse
(Thursday, January 14, 2021)
IO and multiprotocol processing in highly demanding embedded architectures
(Monday, January 11, 2021)
Smart Wave Dump - A smart way to generate waveforms
(Monday, January 4, 2021)
The Four Angles of Examining PUF
(Monday, January 4, 2021)
Congestion & Timing Optimization Techniques at 7nm Design
(Monday, January 4, 2021)
Lower Process Nodes Drive Timing Signoff Software Evolution
(Tuesday, December 29, 2020)
Gathering Regression List for Structural Coverage Analysis
(Monday, November 30, 2020)
The Growing Market for Specialized Artificial Intelligence IP in SoCs
(Thursday, November 26, 2020)
The Future Of Chip Design
(Tuesday, November 24, 2020)
8- and 16-bit processors: state of the art
(Monday, November 23, 2020)
Seize the Ethernet TSN Opportunity
(Monday, November 16, 2020)
Solving the problem of growing ASIC respins
(Thursday, November 12, 2020)
A MAC-less Neural Inference Processor Supporting Compressed, Variable Precision Weights
(Thursday, November 12, 2020)
Optimizing Floorplan for STA and Timing improvement in VLSI Design Flow
(Monday, November 9, 2020)
Avoid HPC Data Traffic Jams with High-Speed Interface IP
(Wednesday, November 4, 2020)
ISA optimizations for hardware and software harmony: Custom instructions and RISC-V extensions
(Monday, November 2, 2020)
Solving a problem like reuse
(Monday, November 2, 2020)
Next Gen Scan Compression Technique to overcome Test challenges at Lower Technology Nodes (Part - I)
(Monday, October 26, 2020)
Specifying a PLL Part 2: Jitter Basics
(Thursday, October 22, 2020)
Why vehicle security may require a different approach
(Tuesday, October 20, 2020)
VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
(Monday, October 19, 2020)
Understanding Efficiency of Switched Capacitor DC-DC Converters for Battery-Powered Applications
(Monday, October 12, 2020)
Creating Domain Specific Processors Using Custom RISC-V ISA Instructions
(Monday, September 28, 2020)
Reducing Debug time for Scan pattern using Parallel Strobe Data (PSD) Flow
(Monday, September 21, 2020)
PUF based Root of Trust PUFrt for High-Security AI Application
(Wednesday, September 16, 2020)
RISC-V's CPU Verification Challenge
(Tuesday, September 8, 2020)
The Answer to Non-Volatile Memory Security Issues at Advanced Nodes: Go Volatile!
(Monday, August 31, 2020)
How a voltage glitch attack could cripple your SoC or MCU - and how to securely protect it
(Monday, August 31, 2020)
Super Edge Medical SoC (SEMC)
(Thursday, August 27, 2020)
Meeting Increasing Performance Requirements in Embedded Applications with Scalable Multicore Processors
(Monday, August 24, 2020)
Optimization of Crosstalk Delta Delay on Clock Nets
(Monday, August 24, 2020)
Simplifying AC and DC data acquisition signal chains
(Thursday, August 13, 2020)
Bounds in Placement
(Monday, August 10, 2020)
Automotive Design Needs Efficient Verification to Survive
(Wednesday, July 29, 2020)
The Quantum Tunneling Mechanism of NeoPUF
(Tuesday, July 28, 2020)
DDR IP Hardening - Overview & Advance Tips
(Monday, July 27, 2020)
AI Edge Inference is Totally Different to Data Center
(Thursday, July 23, 2020)
At the edge of data processing
(Monday, July 20, 2020)
Scan Chains: PnR Outlook
(Monday, July 20, 2020)
Part 2: Opening the 5G Radio Interface
(Monday, July 13, 2020)
Formal Property Checking for IP - A Case Study
(Thursday, July 9, 2020)
Why VAD and what solution to choose?
(Monday, July 6, 2020)
Why a True Hardware PUF is more Reliable as RoT
(Thursday, July 2, 2020)
|
Previous
|
9
|
10
|
11
|
...
|
Next
|
Previous
