Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Blogs
Akida Pico: The Tiny Brain Making “Always-On” AI a Reality
(Thursday, February 26, 2026)
Bridging the Gap to Chiplet Interoperability
(Thursday, February 26, 2026)
Rambus Announces Industry-Leading Ultra Ethernet Security IP Solutions for AI and HPC
(Monday, February 23, 2026)
AI is stress-testing processor architectures and RISC-V fits the moment
(Monday, February 23, 2026)
How Analogix utilized Solido SPICE to overcome verification challenges in creating high-quality PLLs
(Monday, February 23, 2026)
Accelerating Chiplet Interoperability
(Monday, February 23, 2026)
Data Center Digital Twins: How Simulation Improves Design and Performance
(Monday, February 23, 2026)
Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology
(Thursday, February 19, 2026)
Advancing Technology Nodes: The Era of Divergent Scaling
(Monday, February 16, 2026)
Powering the Physical AI Era: How GlobalFoundries Enables Real-Time Machines That Sense, Think, Act, and Communicate
(Monday, February 16, 2026)
Compartmentalisation by Microservices
(Thursday, February 12, 2026)
Stellar P3E, 1st automotive MCU with an Neural-ART and the beginning of the democratization of AI in cars
(Thursday, February 12, 2026)
Silicon as strategy: the hidden battleground of the new space race
(Wednesday, February 11, 2026)
DEEPX, Rambus, and Samsung Foundry Collaborate to Enable Efficient Edge Inferencing Applications
(Wednesday, February 11, 2026)
An Effective SRAM Repair Strategy Based on eMemory NeoFuse OTP and Siemens Tessent™ MemoryBIST
(Wednesday, February 11, 2026)
Transforming Chaos Into Clarity: Keysight Data Management for the AI Era
(Monday, February 9, 2026)
Five Reasons You Should Start Your Chip Design with IDesignSpec
(Wednesday, February 4, 2026)
UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
(Wednesday, February 4, 2026)
Sensor fusion in action: How cameras and LiDAR integrate with radar for safer driving
(Monday, February 2, 2026)
Simulation as a Safety Backbone for Embodied AI in Autonomous Driving
(Monday, February 2, 2026)
The Rise of Physical AI: When Intelligence Enters the Real World
(Monday, February 2, 2026)
2026 Predictions: System-Level Design, AI-Native Workflows, and the Rise of Multi-Die Compute Fabrics
(Thursday, January 29, 2026)
Visualizing Cross-Die Paths in Multi-Die Designs
(Thursday, January 29, 2026)
2026 Outlook with Krishna Anne of Agile Analog
(Tuesday, January 27, 2026)
Why PUF Is the Missing Piece of Zero-Trust Device Security
(Monday, January 26, 2026)
Europol: Prioritizing PQC Migration in Financial Services
(Monday, January 26, 2026)
Physical AI Moves Center Stage: Why Data Center Investments Are Enabling Real-World Robotics
(Monday, January 26, 2026)
CES 2026: Where Edge AI, Embedded Security and One Highly Secure and Very Smart Robotic Dog Stole the Show
(Monday, January 26, 2026)
SATCOM Adopting 3GPP Standards: From Proprietary Silos to Global Scale
(Monday, January 26, 2026)
Can Open-Source ISAs Catalyze Smart Manufacturing?
(Monday, January 26, 2026)
Understanding FPGAs – From Architecture to SoC, RFSoC, and Embedded FPGA Technologies
(Monday, January 26, 2026)
How physical AI and edge AI defined CES 2026 in Las Vegas
(Thursday, January 22, 2026)
A Chip Designer’s Perspective of RISC-V Traps
(Thursday, January 22, 2026)
Securing AI at Its Core: Why Protection Must Start at the Silicon Level
(Thursday, January 22, 2026)
Transforming Data Management in EDA: How Keysight SOS Prepares You for the AI Era
(Monday, January 19, 2026)
BOS Semiconductors and Rambus: Securing the Future of Automotive AI
(Monday, January 19, 2026)
Top Tech Trends 2026: seven trends in the semiconductor sector for 2026
(Monday, January 12, 2026)
RISC-V and AI/ML redefining the future of Edge Computing
(Thursday, January 8, 2026)
JESD204 Frame Mapping explained from converter samples to lanes
(Thursday, January 8, 2026)
Starting the new year with a fresh focus on novel analog IP
(Tuesday, January 6, 2026)
Why Chiplets Are Key to Next-Gen Software-defined Vehicles
(Monday, January 5, 2026)
Top 5 trends you can expect from CES 2026 in Las Vegas
(Monday, January 5, 2026)
Maven Silicon & iHUB DivyaSampark, IIT Roorkee Collaboration
(Thursday, December 18, 2025)
Physical AI at the Edge: A New Chapter in Device Intelligence
(Wednesday, December 17, 2025)
The sixth sense of automotive safety: How radar is guiding the future of driving
(Thursday, December 11, 2025)
Adapting Foundation IP to Exceed 2 nm Power Efficiency in Next-Gen Hyperscale Compute Engines
(Wednesday, December 10, 2025)
UA Link PCS customizations from 800GBASE-R Ethernet PCS Clause 172
(Wednesday, December 10, 2025)
Inside GF’s decarbonization journey
(Monday, December 8, 2025)
How Arm is redefining compute through the converged AI data center
(Monday, December 8, 2025)
RISC-V: The Open-Source Revolution in CPU Architecture
(Monday, December 8, 2025)
|
Previous
|
2
|
3
|
4
|
...
|
Next
|
Previous
