Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Blogs
Light-speed ambition: GlobalFoundries acquires AMF and InfiniLink to power the AI datacenter revolution
(Thursday, November 27, 2025)
How Time Sensitive Networking powers the Software Defined Vehicle
(Monday, November 24, 2025)
Maximizing SoC Longevity with PCIe 3.0: A Designer’s Guide
(Monday, November 24, 2025)
Let's Visit the Zoo
(Monday, November 24, 2025)
Powering the future: Why GF’s new agreement with TSMC is supercharging GaN innovation
(Thursday, November 20, 2025)
ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
(Wednesday, November 19, 2025)
Why anti-tamper sensors matter
(Wednesday, November 19, 2025)
Fortune & Great Place To Work Name Cadence to 2025 World’s Best Workplaces List
(Monday, November 17, 2025)
New Ultra-Fast Debug Solution for Palladium Emulation with Verisium Debug
(Monday, November 17, 2025)
Industrial gateway for IO-Link to build smarter connectivity
(Monday, November 17, 2025)
A Shared Commitment to Energy-Efficient AI
(Monday, November 10, 2025)
10 Tips for First-Pass Silicon Success in AI Chip Development
(Monday, November 10, 2025)
The Power of Shifting Left: Cadence Accelerating Innovation with Arm
(Monday, November 10, 2025)
ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware
(Friday, November 7, 2025)
Accelerating System Design with Real-Time Simulation, Powered by AI Physics
(Thursday, November 6, 2025)
Why What Where DIFI and the new version 1.3
(Wednesday, November 5, 2025)
How Edge AI is Transforming Medical Diagnostics
(Monday, November 3, 2025)
What Is A Foundry? The Hidden Hero Of Semiconductor Manufacturing
(Monday, November 3, 2025)
Accelerating Your Development: Simplify SoC I/O with a Single Multi-Protocol SerDes IP
(Thursday, October 30, 2025)
Ceva Advancing Real-Time AI with Transformers and Intelligent Quantization
(Tuesday, October 21, 2025)
A Guide to Building Chiplets Today While Shaping Tomorrow’s Standards
(Monday, October 20, 2025)
How Simulation Is Advancing Quantum Computing R&D
(Friday, October 17, 2025)
Next Steps for the Cadence and SkyWater MPW Service
(Thursday, October 16, 2025)
Automotive Ethernet with Comcores - Safety, Quality and ASIL certification of IP
(Monday, October 13, 2025)
Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum
(Friday, October 10, 2025)
Automotive chiplets: The path towards modularity, improved cost structures and supply resilience
(Thursday, October 9, 2025)
Root of Trust: A Security Essential for Cyber Defense
(Tuesday, October 7, 2025)
Introducing agileSecure anti-tamper security portfolio
(Tuesday, October 7, 2025)
IntoPIX Launches Codec Plugin Pack For JPEG XS - FastTicoXS Now In GStreamer
(Tuesday, October 7, 2025)
Inside the Chiplet Revolution: How Arm’s Compute Subsystems Platform is Democratizing Custom AI Silicon
(Monday, October 6, 2025)
Multiple ways JESD204 performs bitstream alignment
(Monday, October 6, 2025)
An Introduction to AMBA CHI Chip-to-Chip (C2C) Protocol
(Tuesday, September 30, 2025)
Customizing Foundation IP to Meet Low-Voltage Requirements
(Friday, September 26, 2025)
UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics
(Thursday, September 18, 2025)
Putting 3D IC to work for you
(Thursday, September 18, 2025)
Efficient IP Packaging for Today's SoC Integration
(Wednesday, September 17, 2025)
A point of view on ''Analog Design and Layout Migration automation in the AI era''
(Wednesday, September 17, 2025)
Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design
(Thursday, September 11, 2025)
Boost SoC Flexibility: 4 Design Tips for Memory Subsystems with Combo DDR3/4 Interfaces
(Wednesday, September 3, 2025)
Comcores: The One-Stop Shop for Automotive Ethernet and Security
(Monday, September 1, 2025)
Why Weebit's IP Licensing Model Matters
(Friday, August 22, 2025)
Evolution of CXL PBR Switch in the CXL Fabric
(Wednesday, August 20, 2025)
Power Tradeoffs for Chiplets: What Designers Need to Know
(Tuesday, August 19, 2025)
Imagination GPUs now support Vulkan 1.4 and Android 16
(Wednesday, August 13, 2025)
UCIe 3.0 Is Here: Synopsys IP Solutions Are Ready
(Monday, August 11, 2025)
Breaking the Silence: What Is SoundWire-I3S and Why It Matters
(Friday, August 8, 2025)
Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach
(Wednesday, August 6, 2025)
Trust at the Core: A Deep Dive into Hardware Root of Trust (HRoT)
(Friday, August 1, 2025)
MIPI: Powering the Future of Connected Devices
(Thursday, July 17, 2025)
How to design secure SoCs, Part V: Data Protection and Encryption
(Thursday, July 17, 2025)
|
Previous
|
3
|
4
|
5
|
...
|
Next
|
Previous
