Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Blogs
ARM vs RISC-V: A Game Theory perspective
(Wednesday, February 7, 2024)
Understanding USB IP and Its Role in SOC Integration
(Wednesday, February 7, 2024)
Design for Verification - a natural next step?
(Tuesday, February 6, 2024)
QVIP provides thoroughness in verification
(Tuesday, February 6, 2024)
Introduction to AccelerComm® PUSCH Channel End-to-End Simulator
(Monday, February 5, 2024)
Windows on Arm is Ready for Prime Time: Native Chrome Caps Momentum for the Future of Laptop Computing
(Thursday, February 1, 2024)
Enhance safety with Tessent
(Thursday, February 1, 2024)
Evaluating Spatial Audio - Part 1 - Criteria & Challenges
(Wednesday, January 31, 2024)
Effectively hiding sensitive data with RISC-V Zk and custom instructions
(Wednesday, January 31, 2024)
XConn Revitalizes Next-Gen Data Centers with CXL 2.0 Switch Designed with Synopsys IP
(Wednesday, January 31, 2024)
Partitioning Strategies to Optimize AI Inference for Multi-Core Platforms
(Monday, January 29, 2024)
New CXL 3.1 Controller IP for Next-Generation Data Centers
(Wednesday, January 24, 2024)
Avoiding Multi-Die System Re-spins with New Early Architecture Exploration Technology
(Wednesday, January 24, 2024)
How User Behaviour and Applications are Shaping Affordable Smartphones
(Monday, January 22, 2024)
2024 Outlook with Chris Morrison of Agile Analog
(Monday, January 22, 2024)
Three Major Inflection Points for Sourcing Bluetooth Intellectual Property
(Saturday, January 20, 2024)
Samsung Foundry Accelerates Billion-Gate Low-Power Signoff with Synopsys VC LP
(Friday, January 19, 2024)
Will Chiplet Adoption Mimic IP Adoption?
(Thursday, January 18, 2024)
Driving Higher Energy Efficiency in Automotive Electronics Designs
(Thursday, January 18, 2024)
Upcoming IoT Security Legislation: Vulnerability Disclosure - Part 2
(Thursday, January 18, 2024)
New Year, New Certifications for Rambus IP
(Wednesday, January 17, 2024)
How Secure DDR Interfaces Protect DRAM from Memory Attacks
(Thursday, January 11, 2024)
ETAS and Rambus Plan Joint Development of Automotive Cybersecurity Solutions
(Wednesday, January 10, 2024)
What Is Viral in CXL 3.0?
(Wednesday, January 10, 2024)
What Lies Ahead for the Automotive Industry in 2024
(Wednesday, January 10, 2024)
Strengthening the Semiconductor Talent Pipeline Through Workforce Development Programs
(Friday, January 5, 2024)
GPUs in cars are for more than just graphics
(Thursday, January 4, 2024)
How AI Is Enabling Digital Design Retargeting to Maximize Productivity
(Thursday, January 4, 2024)
Exploring the XSPI PHY: Technical Characteristics, Architectural Challenges, and Arasan Chip Systems' Solution
(Wednesday, January 3, 2024)
Why You Should Create Your Own NPU Benchmarks
(Wednesday, January 3, 2024)
BLE Set to Dominate Indoor Positioning Systems
(Tuesday, January 2, 2024)
Accelerated Networking on Arm
(Tuesday, January 2, 2024)
New 7200 MT/s RCD Supports Ambitious Server Roadmap
(Thursday, December 28, 2023)
Living on the Smart Edge: reflecting on a great year at Ceva
(Wednesday, December 27, 2023)
BLE Set to Dominate Indoor Positioning Systems
(Sunday, December 24, 2023)
Denying China RISC-V
(Friday, December 22, 2023)
The Age of AI Demands Faster Chip Development: Only Arm and Cadence Deliver
(Thursday, December 21, 2023)
Navigating Challenges and Embracing Opportunities in 2024
(Thursday, December 21, 2023)
Understanding Embedded USB2 (eUSB2) and its usage
(Thursday, December 21, 2023)
2023 in Review: AI Takes Center Stage in the Eternal Quest for Innovation
(Thursday, December 21, 2023)
2023 Wrapped - How Did Xiphera's Year Look Like?
(Thursday, December 21, 2023)
Exploring Exascale Computing: Insights from SC23
(Wednesday, December 20, 2023)
RISC-V Summit report: Meta leads the way for custom processors
(Monday, December 18, 2023)
Process technology analysis: Navigating analog IP migration with precision
(Monday, December 18, 2023)
Synopsys and Intel Team Up on the First UCIe-Connected Chiplet-Based Test Chip
(Friday, December 15, 2023)
Towards Processing In-Memory
(Thursday, December 14, 2023)
DisplayPort 2.1 vs DisplayPort 1.4: A Detailed Comparison of Key Features
(Thursday, December 14, 2023)
Statistical Profile Extension: extracting value from SPE for SoC Telemetry
(Monday, December 11, 2023)
The Importance of Memory Architecture for AI SoCs
(Monday, December 11, 2023)
Masking-friendly signatures and the design of Raccoon
(Monday, December 11, 2023)
|
Previous
|
12
|
13
|
14
|
...
|
Next
|
Previous
