Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Browse Wireline Communication
CEI (10)
Cell / Packet (6)
Error Correction/Detection (152)
Ethernet (175)
Fibre Channel (1)
HDLC (6)
Interleaver/Deinterleaver (1)
Modulation/Demodulation (22)
Optical/Telecom (37)
Other (15)
CEI-112G-MR/LR (7)
CEI-112G-VSR (2)
CEI-56G-MR/LR (1)
Concatenated (5)
Forward Error Correction (64)
LDPC (28)
Reed-Solomon (18)
Turbocode (7)
Viterbi (7)
Other (10)
10Base-T/100Base-TX (10)
10Base-T/100Base-TX/1000Base-T (4)
11Base-T/100Base-TX (1)
15Base-T/100Base-TX/1000Base-T (1)
Ethernet MAC (81)
Ethernet PHY (36)
Fibre Channel 16G (1)
Quadrature Amplitude Modulation (2)
Other (17)
OTN (14)
PDH (3)
SONET / SDH (6)
SPI (12)
You must be registered with the D&R website to view the full search results, including:
Complete datasheets for
IP Core
products
Contact information for
IP Core
suppliers
Please
log in
here to your account.
New user ?
Signup here
.
15 IP
1
25.0
1G / 10G TCP/IP Hardware Stack TCP TCPIP
The TCPIP-1G/10G core implements a complete TCP/IP Hardware Protocol Stack. More capable than many offloading engines, it allows systems to connect to...
2
12.0
SONET/SDH OC-3 / OC-12 Transceiver/CDR PHY
Innovative architecture to meet the SDH/ Sonet Jitter Spec utilizing deep sub-micron single poly CMOS process Fully in compliance with ANSI, Bellcore...
3
12.0
USB 2.0 OTG On-The-Go Transceiver PHY
SMS USB 2.0 OTG Transceiver is LS/FS/HS compliant with USB 2.0 specification and includes VBUS comparators, Switched Pullup & Pulldown resistors, data...
4
10.0
100G UDP/IP Hardware Protocol Stack UDP UDPIP
Implements a UDP/IP hardware protocol stack that enables high-speed communication over a LAN or a point-to-point connection. Designed for standalone o...
5
10.0
10G / 25G UDP/IP Hardware Protocol Stack UDP UDPIP
Implements a UDP/IP hardware protocol stack that enables high-speed communication over a LAN or a point-to-point connection. Designed for standalone o...
6
10.0
40G / 50G UDP/IP Hardware Protocol Stack UDP UDPIP
Implements a UDP/IP hardware protocol stack that enables high-speed communication over a LAN or a point-to-point connection. Designed for standalone o...
7
10.0
UDP/IP Hardware Protocol Stack UDP UDPIP
Implements a UDP/IP hardware protocol stack that enables high-speed communication over a LAN or a point-to-point connection. Designed for standalone o...
8
6.0
OSU processor, optimized for E1/FE/GE services with Ethernet over SDH over OTU0/OTU1 lines
The TPS3215MP OSU processor is an IP Core solution designed for Xilinx FPGAs. TPS3215MP processors accept 4x FE/GE and 4x E1 client signals, process a...
9
6.0
OSU/OTN processor, optimized for E1/STM1/OC3/STM4/OC12/FE/GE services over OTU0/OTU1 lines
The TPS3204MP OSU processor is an IP Core solution designed for Xilinx FPGAs. TPS3204MP processors accept 4x STM1/STM4/FE/GE and 4x E1 client signals,...
10
5.0
DiFi IP core
The DiFi IP core is a highly scalable and silicon agnostic implementation of the IEEE-ISTO Std 4900-2021: Digital IF Interoperability Standard v1.2.1 ...
11
4.0
Smart Grid PLC Baseband Processor
The ntG3_BBP is a fully compliant ITU-T G.9903 baseband modem that can be used in a wide range of smart grid applications over power lines, including ...
12
4.0
Home Plug Green PHY MAC Layer TX/RX
ntHPGP_MAC IP core implements “Connectionless CSMA-Only Level-0 CCo“ MAC Layer functionality with Passive Coordination, as detailed in Chapter 5 of “H...
13
0.0
UDP/IP 400G Hardware Protocol Stack UDP UDPIP
Implements a UDP/IP hardware protocol stack that enables high-speed communication over a LAN or a point-to-point connection. Designed for standalone o...
14
0.0
Configuration-over-Ethernet (CoE) IP
SmartDV’s Configuration-over-Ethernet (CoE) IP enables remote device configuration and control over standard Ethernet networks, simplifying system des...
15
0.0
ETHERNET Switch IP
Ethernet Switch core is a full-featured, easy-to-use, synthesizable design that supports various Ethernet IEEE standards. Through its Ethernet compati...
