Search News

RISC-V News

• Andes Technology Corp. Announces Its RISC-V CPU IP Serves as the Computing Engine in the New Renesas R9A02G020 MCU ASSP (Thursday, September 8, 2022)
• Renesas Extends Leading RISC-V Embedded Processing Portfolio with New Motor Control ASSP Solution (Wednesday, September 7, 2022)
• NASA Selects SiFive and Makes RISC-V the Go-to Ecosystem for Future Space Missions (Tuesday, September 6, 2022)
• Avant Technology Represents NSITEXE's RISC-V Processor IP Products in Taiwan and China (Wednesday, August 31, 2022)
• Intel Taps MIPS eVocore for Intel Pathfinder for RISC-V (Wednesday, August 31, 2022)
• Intel puts more weight behind RISC-V with Pathfinder platform (Tuesday, August 30, 2022)
• Intel Pathfinder for RISC-V Delivers New Capabilities for Pre-Silicon Development (Tuesday, August 30, 2022)
• Codasip joins Intel Pathfinder for RISC-V program (Tuesday, August 30, 2022)
• NSITEXE teams for RISC-V edge AI platform (Tuesday, August 30, 2022)
• NSITEXE, OTSL, Kyoto Microcomputer, AXELL, Collaborate to develop RISC-V based Reliable Edge AI platform (Monday, August 29, 2022)
• Imperas partners with Intel Pathfinder for RISC-V (Monday, August 29, 2022)
• Andes Technology Corp. Announces Its Contribution To The Intel Pathfinder For RISC-V (Monday, August 29, 2022)
• Crypto Quantique's quantum-driven silicon IP enables root-of-trust in the Intel Pathfinder for RISC-V environment (Monday, August 29, 2022)
• StarFive Announced 2 High-Performance RISC-V Products: JH7110 SoC and VisionFive 2 SBC (Sunday, August 28, 2022)
• RISC-V Universe Grows with New GPUs, CPUs, and Development Kits (Saturday, August 27, 2022)
• Amid Chip Shortages, Companies Bet on RISC-V (Wednesday, August 24, 2022)
• China's RISC-V pioneer, Nuclei, raises funds for IoT, automotive push (Wednesday, August 24, 2022)
• Alibaba Cloud Unveils Chip Development Platform to Support Developers with RISC-V based High-performance SoCs (Wednesday, August 24, 2022)
• Imagination GPU selected by StarFive for next-generation VisionFive 2 single-board computer (Monday, August 22, 2022)
• SiFive's RISC-V Leadership Strengthens with New Vector Solutions (Thursday, August 18, 2022)
• RISC-V Processor IP Provider Nuclei Technology Secures New Funding (Wednesday, August 17, 2022)
• Exclusive CEO Interview: Latest Funding Drives Ventana's First RISC-V Chiplets in Data Centers (Monday, August 15, 2022)
• 2022 RISC-V Taipei Day to be held in September to explore RISC-V driven developments in EV, smart vehicles (Sunday, August 14, 2022)
• SiFive Is Leading The Way For Innovation On RISC-V (Sunday, August 7, 2022)
• Nordic Semi sets up RISC-V design team (Thursday, August 4, 2022)
• Imperas leads the RISC-V verification ecosystem as the first to release an open-source SystemVerilog RISC-V processor functional coverage library (Tuesday, August 2, 2022)
• NSITEXE expands products lineup of RISC-V CPU supported functional safety (Monday, August 1, 2022)
• Andes Technology RISC-V Processors Reveal Outstanding Performance and Efficiency in MLPerf Tiny (Tuesday, July 19, 2022)
• Over 10 billion RISC-V cores are in use, but where are they? (Thursday, July 14, 2022)
• Codasip expands design team to Greece (Monday, July 11, 2022)
• RISC-V TEE "Penglai Enclave" officially entered StarFive chip platform (Monday, July 11, 2022)
• Imperas announces the latest updates to RVVI and welcomes the adoption by many leading RISC-V processor developers (Sunday, July 10, 2022)
• Breker Verification Systems and Codasip Announce Cooperation to Drive Open, Commercial-Grade RISC-V SoC Verification Processes (Sunday, July 10, 2022)
• First RISC-V-Based SoC FPGA Enters Mass Production (Wednesday, July 6, 2022)
• RISC-V Opens the Door on 48-bit Computing (Wednesday, July 6, 2022)
• Imperas Announces Partnership with Breker to Drive Rigorous Processor-to-System Level Verification for RISC-V (Wednesday, July 6, 2022)
• Imperas announce the latest RISC-V test suites are now available free with riscvOVPsimPlus (Tuesday, July 5, 2022)
• The First RISC-V Laptop Announced With Quad-Core CPU, 16GB RAM, Linux Support (Thursday, June 30, 2022)
• SiFive expands global operations, opening UK R&D Centre in Cambridge (Wednesday, June 29, 2022)
• Breker Verification Systems Joins RISC-V International as a Strategic Member to Drive Cache Coherency and SoC Integration Verification Methodologies (Wednesday, June 29, 2022)
• New startup MachineWare enables ultra-fast RISC-V simulation (Monday, June 27, 2022)
• XtremeEDA to enable IoT security deployment with Crypto Quantique's solution using Codasip's RISC-V processor (Tuesday, June 21, 2022)
• RISC-V International emits more open CPU specs (Tuesday, June 21, 2022)
• OpenHW Group Announces RISC-V-based CORE-V MCU Development Kit for IoT Built with Open-Source Hardware & Software (Monday, June 20, 2022)
• Imagination launches IMG RTXM-2200 - its first real-time embedded RISC-V CPU (Monday, June 20, 2022)
• RISC-V Announces First New Specifications of 2022, Adding to 16 Ratified in 2021 (Monday, June 20, 2022)
• CV32E40P Core From OpenHW Group Sets the RISC-V Quality Standard For Open-Source Hardware IP (Monday, June 20, 2022)
• Codasip L31 customizable RISC-V core is an Embedded World Best in Show (Monday, June 20, 2022)
• Codasip Studio Mac extends potential to design for differentiation with RISC-V (Monday, June 20, 2022)
• SiFive Enhances Popular X280 Processor IP to Meet Accelerated Demand for Vector Processing (Monday, June 20, 2022)