Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Subscribe to D&R SoC News Alert
Register
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Search News
Keyword
Category
Foundry
Chiplet / Multi-Die
Design IP
RISC-V
Artificial Intelligence
Automotive
Internet of Things
Security
Networking
Audio / Video
Thursday, May 15, 2025
Putting UCIe in Context
Keysight Quantum Control System Embedded within Fujitsu and RIKENs World-Leading 256-Qubit Quantum Computer
Canada's Chip Industry Charts Best Path to Growth
Perforce Partners with Siemens for Software-Defined, AI-Powered, Silicon-Enabled Design
Arteris Announces Financial Results for the First Quarter and Estimated Second Quarter and Updated Full Year 2025 Guidance
Secafy Licenses Menta's eFPGA IP to Power Chiplet-Based Secure Semiconductor Designs
Wednesday, May 14, 2025
Parallel AI RISC-V compiler enters alpha testing
Synopsys ramps up collaboration with Taiwan's TSMC on A16 process
5G-OT Alliance launched to bring 5G/LTE to OT environments
Rambus Delivers Industry-Leading Client Chipsets for Next-Generation AI PC Memory Modules
Siemens leverages AI to close industry's IC verification productivity gap in new Questa One smart verification solution
Tuesday, May 13, 2025
ComputeRAM in AI accelerators: An LLM case study
TSMC Board of Directors Meeting Resolutions
Renesas Partners with Indian Government to Drive Innovation Through Startups and Industry-Academia Collaboration, Strengthening Indias Semiconductor Ecosystem
QuickLogic Reports Fiscal First Quarter 2025 Financial Results
Historic Quantum Technology Agreement Signed by EU, Japan
Arteris Q1 2025 presentation highlights 28% revenue growth, strategic automotive wins
Alps Alpine Adopts Silvaco's Jivaro Pro to Accelerate SPICE Post-Layout Simulation
SMIC Q2 revenues to take 6% hit due to tool maintenance and validation issues
Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
RISC-V International Promotes Andrea Gallo to CEO
Monday, May 12, 2025
UK takeover panel gives Qualcomm till May 27 to make a bid for Alphawave
Samsung's 12nm-class Automotive LPDDR5X: DRAM for safety-critical centralized automotive systems
RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
Keysom Unveils Keysom Core Explorer V1.0
Ceva, Inc. Announces First Quarter 2025 Financial Results
Friday, May 9, 2025
Meet DCD-SEMI at GITEX Europe 2025 — and RnD Con 2025!
KEYSOM is heading to RISC-V Summit Europe in Paris!
VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
Imagination Announces E-Series: A New Era of On-Device AI and Graphics
SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
Thursday, May 8, 2025
The future of AI runs on the GPU
$50m quantum computing lab for Paris
Tensilica AI co-processor for automotive
Cadence and AVCC to Advance Physical AI Innovations for Autonomous Vehicles
Xylon at ADAS&AVT Expo Europe 2025
Xylon Introduces Xylon ISP Studio
Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor
Wednesday, May 7, 2025
Imec and TNO open Holst Centre Photonics Lab at High Tech Campus
Rapidus Starts Path to Advanced Chipmaking in Japan Government-backed startup's 2-nanometer pilot production gets underway
AI vs. AI: Both Friend and Foe in Cybersecurity
€15m for European image sensor breakthrough
Cybord's Visual AI solution to be integrated with Siemens' Opcenter MES
Keysight Expands USB Standards Support in System Designer for USB
MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
EDA Companies Throw Support Behind TSMC's New A14 Process
Agile Analog appoints CEO to drive growth
Numem Appoints Former Intel Executives to Leadership Team
Optimized SAR ADCs, Sigma-Delta ADCs, DACs, and Audio CODECs for IoT, MCU, SoC, and Consumer Applications
Tuesday, May 6, 2025
Excelliance MOS Adopts Silvaco DTCO Flow for the Development of Next-Gen Silicon Carbide Devices
AMD Reportedly Drops Samsung Foundry in Favor of TSMC's 4nm Production in Arizona
Synopsys slides into design enablement role in quantum computing
Boss Semiconductor's CEO Park Jae-hong aims to disrupt Qualcomm's automotive chip dominance
Agile Analog appoints CEO to drive growth
Enabled on makeChip and powered by Racyics, the SpiNNaker2 chip forms the core of the newly launched SpiNNcould supercomputer!
Semidynamics Announces Cervell™ All-in-One RISC-V NPU Delivering Scalable AI Compute for Edge and Datacenter Applications
CELUS Design Platform integrates with Cadence's OrCAD X Platform
Monday, May 5, 2025
Global Semiconductor Sales Increase 18.8% in Q1 2025 Compared to Q1 2024; March 2025 Sales up 1.8% Month-to-Month
UK Digital Twin Centre opens in Belfast to drive nationwide industrial innovation
Sunday, May 4, 2025
Andes Voyager RISC-V Micro-ATX Board Seeing Patches For Mainline Linux Support
TSMC leads Taiwan's patent filings in Q1 2025
Previous
|
Next
Did you miss last D&R News Alerts ?