Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
Advancing Network Packet Management and Security Using Silicon Based Subsystem IP Solutions
(Thursday, June 17, 2010)
Power analysis of clock gating at RTL
(Monday, June 14, 2010)
Low Power Verification of Connectivity IP cores - a USB HS-OTG Case Study
(Monday, June 14, 2010)
Repeatable results with design preservation
(Thursday, June 10, 2010)
Time is right for clockless design
(Thursday, June 10, 2010)
Creating Virtual Platform using The OCP-IP Modeling kit
(Monday, June 7, 2010)
Softsilicon - the next era of communications silicon
(Monday, June 7, 2010)
A look back at the last 10 years of chip design
(Thursday, June 3, 2010)
A monitor-based approach to verification
(Wednesday, June 2, 2010)
Building Cost Effective and Robust SoC-based Network Appliances
(Tuesday, June 1, 2010)
Transitioning from C/C++ to SystemC in high-level design
(Tuesday, June 1, 2010)
Breaking the 2 Giga Access Barrier: Overcoming Limited I/O Pin Counts
(Monday, May 31, 2010)
Socrates: Realizing the EDA360 Vision
(Monday, May 31, 2010)
What is power debugging?
(Thursday, May 27, 2010)
Code coverage convergence in configurable IP
(Thursday, May 27, 2010)
Selecting the right Nonvolatile Memory IP: Applications and Alternatives
(Tuesday, May 25, 2010)
A designer's guide to a new industrial control paradigm
(Monday, May 24, 2010)
The 'off-the-shelf' IPs for today's SoCs
(Monday, May 24, 2010)
Protecting FPGAs from power analysis security vulnerabilities
(Thursday, May 20, 2010)
H.264 High Profile: Codec for Broadcast & Professional Video Application
(Thursday, May 20, 2010)
Current thoughts on custom IC design
(Tuesday, May 18, 2010)
Continuous integration of complex reconfigurable systems
(Monday, May 17, 2010)
Using unified modeling methods to reduce embedded hardware/software development
(Thursday, May 13, 2010)
A RTCA-DO-254 Compliant Development Process for Supporting the Design of High-Quality Hard IP Cores
(Monday, May 10, 2010)
Algorithmic delay and synchronization in MPEG audio codecs
(Monday, May 10, 2010)
Powering Down: Enabling a Power Regression Flow for SoC Design
(Monday, May 10, 2010)
The Need for Variable Precision DSP Architecture
(Thursday, May 6, 2010)
A Novel Mesh Architecture for On-Chip Networks
(Thursday, May 6, 2010)
The documentation challenge
(Monday, May 3, 2010)
DDGEN: An Automated Device Driver Generation Tool for Embedded Systems
(Monday, May 3, 2010)
Integrating analog video interface IP into SoCs delivers superb image quality (Part II)
(Monday, May 3, 2010)
A 0.79-mm2 29-mW Real-Time Face Detection IP Core
(Thursday, April 29, 2010)
Low-Power Intel Architecture Platform for In-Vehicle Infotainment - Part 1: Overview
(Thursday, April 29, 2010)
Making source code analysis part of the software development process
(Monday, April 26, 2010)
Choosing the best Standard Cell Library without falling into the traps of traditional benchmarking methods
(Monday, April 26, 2010)
Maximizing the value of your IP
(Friday, April 23, 2010)
Timing Closure on FPGAs
(Thursday, April 22, 2010)
Clearing the hurdles of HLS adoption
(Monday, April 19, 2010)
An Analysis of Blocking versus Non-Blocking Flow Control in On-Chip Networks
(Monday, April 19, 2010)
Developing a test plan to make your design HDMI 1.4 compliant
(Thursday, April 15, 2010)
The multicore SoC: Will 2010 be the turning point?
(Thursday, April 15, 2010)
Incorporating Quality into Reusable Interface IP
(Monday, April 12, 2010)
PP: An Application-Specific Processor for Manycore Architectures
(Monday, April 12, 2010)
Integrating analog video interface IP into SoCs delivers superb image quality (Part I)
(Wednesday, April 7, 2010)
DDR3 memory interface controller IP speeds data processing applications
(Tuesday, April 6, 2010)
Design of an image-processing device for cost-sensitive, high-volume applications using a novel dynamically reconfigurable technology
(Tuesday, April 6, 2010)
The basics of setting up hardware verification testbenches using OVM configuration classes
(Monday, April 5, 2010)
RTL synthesis can accelerate the entire implementation flow
(Thursday, April 1, 2010)
Source Code Analysis in an Agile World
(Monday, March 29, 2010)
Efficient Verification and Virtual Prototyping of Analog and Mixed-Signal IP and SOCs Using Behavioral Models
(Thursday, March 25, 2010)
|
Previous
|
44
|
45
|
46
|
...
|
Next
|
Previous
